VPCMPQ, VPCMPUQs (Intel x86/64 assembly instruction)

모두의 코드
VPCMPQ, VPCMPUQs (Intel x86/64 assembly instruction)

작성일 : 2020-09-01 이 글은 591 번 읽혔습니다.

VPCMPQ, VPCMPUQ

Compare Packed Integer Values into Mask

참고 사항

아래 표를 해석하는 방법은 x86-64 명령어 레퍼런스 읽는 법 글을 참조하시기 바랍니다.

Opcode/ Instruction	Op/ En	64/32 bit Mode Support	CPUID Feature Flag	Description
`EVEX.NDS.128.66.0F3A.W1 1F /r ib` VPCMPQ k1 {k2} xmm2 xmm3/m128/m64bcst imm8	FV	V/V	AVX512VL AVX512F	Compare packed signed quadword integer values in xmm3/m128/m64bcst and xmm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.
`EVEX.NDS.256.66.0F3A.W1 1F /r ib` VPCMPQ k1 {k2} ymm2 ymm3/m256/m64bcst imm8	FV	V/V	AVX512VL AVX512F	Compare packed signed quadword integer values in ymm3/m256/m64bcst and ymm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.
`EVEX.NDS.512.66.0F3A.W1 1F /r ib` VPCMPQ k1 {k2} zmm2 zmm3/m512/m64bcst imm8	FV	V/V	AVX512F	Compare packed signed quadword integer values in zmm3/m512/m64bcst and zmm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.
`EVEX.NDS.128.66.0F3A.W1 1E /r ib` VPCMPUQ k1 {k2} xmm2 xmm3/m128/m64bcst imm8	FV	V/V	AVX512VL AVX512F	Compare packed unsigned quadword integer values in xmm3/m128/m64bcst and xmm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.
`EVEX.NDS.256.66.0F3A.W1 1E /r ib` VPCMPUQ k1 {k2} ymm2 ymm3/m256/m64bcst imm8	FV	V/V	AVX512VL AVX512F	Compare packed unsigned quadword integer values in ymm3/m256/m64bcst and ymm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.
`EVEX.NDS.512.66.0F3A.W1 1E /r ib` VPCMPUQ k1 {k2} zmm2 zmm3/m512/m64bcst imm8	FV	V/V	AVX512F	Compare packed unsigned quadword integer values in zmm3/m512/m64bcst and zmm2 using bits 2:0 of imm8 as a comparison predicate with writemask k2 and leave the result in mask register k1.

Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
FV	ModRM:reg (w)	EVEX.vvvv (r)	ModRM:r/m (r)	Imm8

Description

Performs a SIMD compare of the packed integer values in the second source operand and the first source operand and returns the results of the comparison to the mask destination operand. The comparison predicate operand (immediate byte) specifies the type of comparison performed on each pair of packed values in the two source oper-ands. The result of each comparison is a single mask bit result of 1 (comparison true) or 0 (comparison false).

VPCMPQ/VPCMPUQ performs a comparison between pairs of signed/unsigned quadword integer values.

The first source operand (second operand) is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register or a 512/256/128-bit memory location or a 512-bit vector broadcasted from a 64-bit memory location. The destination operand (first operand) is a mask register k1. Up to 8/4/2 comparisons are performed with results written to the destination operand under the writemask k2.

The comparison predicate operand is an 8-bit immediate: bits 2:0 define the type of comparison to be performed. Bits 3 through 7 of the immediate are reserved. Compiler can implement the pseudo-op mnemonic listed in Table 5-10.

Operation

VPCMPQ (EVEX encoded versions)

(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j <-  0 TO KL-1
    i <-  j * 64
    IF k2[j] OR *no writemask*
          THEN 
                IF (EVEX.b = 1) AND (SRC2 *is memory*)
                      THEN CMP <-  SRC1[i+63:i] OP SRC2[63:0];
                      ELSE CMP <-  SRC1[i+63:i] OP SRC2[i+63:i];
                FI;
                IF CMP = TRUE
                      THEN DEST[j] <-  1;
                      ELSE DEST[j] <-  0; FI;
          ELSE  DEST[j] <-  0  ; zeroing-masking only
    FI;
ENDFOR
DEST[MAX_KL-1:KL] <-  0

VPCMPUQ (EVEX encoded versions)

(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j <-  0 TO KL-1
    i <-  j * 64
    IF k2[j] OR *no writemask*
          THEN 
                IF (EVEX.b = 1) AND (SRC2 *is memory*)
                      THEN CMP <-  SRC1[i+63:i] OP SRC2[63:0];
                      ELSE CMP <-  SRC1[i+63:i] OP SRC2[i+63:i];
                FI;
                IF CMP = TRUE
                      THEN DEST[j] <-  1;
                      ELSE DEST[j] <-  0; FI;
          ELSE  DEST[j] <-  0  ; zeroing-masking only
    FI;
ENDFOR
DEST[MAX_KL-1:KL] <-  0

Intel C/C++ Compiler Intrinsic Equivalent

VPCMPQ __mmask8 _mm512_cmp_epi64_mask(__m512i a, __m512i b, int imm);
VPCMPQ __mmask8 _mm512_mask_cmp_epi64_mask(__mmask8 k, __m512i a, __m512i b,
                                           int imm);
VPCMPQ __mmask8 _mm512_cmp[eq | ge | gt | le | lt | neq] _epi64_mask(__m512i a,
                                                                     __m512i b);
VPCMPQ __mmask8 _mm512_mask_cmp[eq | ge | gt | le | lt | neq] _epi64_mask(
    __mmask8 k, __m512i a, __m512i b);
VPCMPUQ __mmask8 _mm512_cmp_epu64_mask(__m512i a, __m512i b, int imm);
VPCMPUQ __mmask8 _mm512_mask_cmp_epu64_mask(__mmask8 k, __m512i a, __m512i b,
                                            int imm);
VPCMPUQ __mmask8
    _mm512_cmp[eq | ge | gt | le | lt | neq] _epu64_mask(__m512i a, __m512i b);
VPCMPUQ __mmask8 _mm512_mask_cmp[eq | ge | gt | le | lt | neq] _epu64_mask(
    __mmask8 k, __m512i a, __m512i b);
VPCMPQ __mmask8 _mm256_cmp_epi64_mask(__m256i a, __m256i b, int imm);
VPCMPQ __mmask8 _mm256_mask_cmp_epi64_mask(__mmask8 k, __m256i a, __m256i b,
                                           int imm);
VPCMPQ __mmask8 _mm256_cmp[eq | ge | gt | le | lt | neq] _epi64_mask(__m256i a,
                                                                     __m256i b);
VPCMPQ __mmask8 _mm256_mask_cmp[eq | ge | gt | le | lt | neq] _epi64_mask(
    __mmask8 k, __m256i a, __m256i b);
VPCMPUQ __mmask8 _mm256_cmp_epu64_mask(__m256i a, __m256i b, int imm);
VPCMPUQ __mmask8 _mm256_mask_cmp_epu64_mask(__mmask8 k, __m256i a, __m256i b,
                                            int imm);
VPCMPUQ __mmask8
    _mm256_cmp[eq | ge | gt | le | lt | neq] _epu64_mask(__m256i a, __m256i b);
VPCMPUQ __mmask8 _mm256_mask_cmp[eq | ge | gt | le | lt | neq] _epu64_mask(
    __mmask8 k, __m256i a, __m256i b);
VPCMPQ __mmask8 _mm_cmp_epi64_mask(__m128i a, __m128i b, int imm);
VPCMPQ __mmask8 _mm_mask_cmp_epi64_mask(__mmask8 k, __m128i a, __m128i b,
                                        int imm);
VPCMPQ __mmask8 _mm_cmp[eq | ge | gt | le | lt | neq] _epi64_mask(__m128i a,
                                                                  __m128i b);
VPCMPQ __mmask8 _mm_mask_cmp[eq | ge | gt | le | lt | neq] _epi64_mask(
    __mmask8 k, __m128i a, __m128i b);
VPCMPUQ __mmask8 _mm_cmp_epu64_mask(__m128i a, __m128i b, int imm);
VPCMPUQ __mmask8 _mm_mask_cmp_epu64_mask(__mmask8 k, __m128i a, __m128i b,
                                         int imm);
VPCMPUQ __mmask8 _mm_cmp[eq | ge | gt | le | lt | neq] _epu64_mask(__m128i a,
                                                                   __m128i b);
VPCMPUQ __mmask8 _mm_mask_cmp[eq | ge | gt | le | lt | neq] _epu64_mask(
    __mmask8 k, __m128i a, __m128i b);

SIMD Floating-Point Exceptions

None

Other Exceptions

EVEX-encoded instruction, see Exceptions Type E4.

첫 댓글을 달아주세요!

강좌에 관련 없이 궁금한 내용은 여기를 사용해주세요

또는 직접 입력하세요 (댓글 수정시 비밀번호가 필요합니다)

댓글을 불러오는 중입니다..

모두의 코드 VPCMPQ, VPCMPUQs (Intel x86/64 assembly instruction)